Pervasive and Sustainable AI with Adaptive Computing

Tryggve Mathiesen AMD FAE Gothenburg Sweden

Michaela Blott, Thomas Preusser AMD Research & Advanced Development



AMD Gothenburg – home of MicroBlaze V Team, Sweden – AECG-SSD







Göran

Stefan Rikard



Center of Excellence for Processor Development and Cache Coherency

- **Classic MicroBlaze**
 - Enhanced versions approximately once a year since launch 2001
 - 10000+ soft IP customer instantiations every month
 - Hard MicroBlaze IP subsystems in Zynq MPSoC (3), Versal (14+), ...
 - 32-bit and 64-bit proprietary ISA
 - Linux capable memory management
 - Triple Modular Redundancy/Lockstep •
- MicroBlaze V (RISC-V Open Specification Processor Architecture ISA)
 - First customer early access in Vivado 2023.2
 - Continued enhancements and development ongoing
 - Utilizes MicroBlaze code base
 - Aimed for both soft IP and hard IP in AMD devices
 - Plug-and-Play compatible with classic MicroBlaze
 - Enabling RISC-V Open Source SW community tools/flow
- System Cache
 - Accelerator Coherency (ACE, CCIX, CHI, CXL protocols)
 - L2 cache for MicroBlaze

AMD Research and Advanced Development (RAD)

• Integrated Comms and AI Lab

- ~20 researchers plus university program
 - 5 different locations
- Established as Xilinx Research Labs 18 years ago

• Focus: Al and Communications

- Building systems, architectural exploration, algorithmic optimizations, benchmarking
- In collaboration with partners, customers, and universities
 - ETH Zuerich, Paderborn University, Imperial College, KIT, NTNU, Politecnico di Milano, NUS, University of Sydney



Evolution of AI – Generation of Artificial intelligence

The evolution of artificial intelligence

Artificial intelligence

The science and engineering of making intelligent machines

Al is the broad field of developing machines that can replicate human behavior, including tasks related to perceiving, reasoning, learning, and problem-solving.

Machine learning

A major breakthrough in achieving Al

Machine learning algorithms detect patterns in large data sets and learn to make predictions by processing data, rather than by receiving explicit programming instructions. **Deep learning** An advanced branch of machine learning

Deep learning uses neural networks, inspired by the ways neurons interact in the human brain, to ingest data and process it through multiple iterations that learn increasingly complex features of the data and make increasingly sophisticated predictions. **Generative Al** An advanced branch of deep learning

Generative AI is a branch of deep learning that uses exceptionally large neural networks called large language models (with hundreds of billions of neurons) that can learn especially abstract patterns. Language models applied to interpret and create text, video, images, and data are known as generative AI.

Example:

*Chess Computers *Web Search *Prediction future *MR screening *ADAS *Art/Picture Gen *Coding Support *Verification Analyze *Authoring *Deep Fake/Frauds <u>"LLM + Deep Memory"</u>

-Understand Text

- -Understand speech
- -Understand images
- -Understand "life"?
- -Adaptable:True/False?

-Evolve/mutate: DNA?

DNNs and Their Potential


Huge potential

- Requires little domain expertise
- NNs are a "universal approximation function"
- If you make it big enough and train it long enough
 - Can outperform humans and existing algorithms on specific tasks


Solves previously unsolved problems

- Code, text and image generation, and GPT-4 even passed the bar exam in the 90th percentile
- Protein folding

Increasing adoption in many different applications




Pervasive Al



Adapted from TED Talk: Andrew Ng "How AI could empower any business"

Pervasive AI Comes with Diverse Requirements



Examples of Diverse Requirements

IoT/Embedded

• Small resource footprint, low power (<10W), low latency (msec), and zero jitter

High-Frequency Trading

- High-frequency trading (HFT) is an arms race of acquiring data and executing trading decisions fastest
- Multimillion-dollar advantages through nanosecond differences
- Extreme low latency requirements (nsec) as DNNs are being adopted for better trading decisions

• High-Energy Particle Physics


- CERN CMS Experiment needs nsec latency for setting recording trigger
- Incoming data needs to be processed at 7 Tbps
- Extreme latency requirements (nsec)

Sustainability & Energy Consumption

Energy footprint on par with whole industrial nations

- Current DNN algorithms represent a sledgehammer approach
 - Extremely inefficient

9




The carbon footprint of ChatGPT. An estimate of the carbon emissions... | by Chris Pointon | Dec, 2022 | Medium https://www.semianalysis.com/p/meta-discusses-ai-hardware-and-co Germany - Energy consumption in Germany (worlddata.info) Ireland - Energy consumption in Ireland (worlddata.info)

**Yu Wang, Tsinghua University, Feb 2016 https://www.numenta.com/blog/2022/05/24/ai-is-harming-our-planet/


Paradigm Will Shift towards Energy Efficient Al

• Energy will become the limiting factor for scaling NNs



Solution Specialization

Classical Hardware Accelerator Design Process (Waterfall)




*Source: Chip Design and Manufacturing Cost under Different Process Nodes: Data...

Download Scientific Diagram (researchgate.net)

11

Challenges in a Nutshell *Dynamic, Diverse & Highly Customized*

Dynamic & diverse Agility and Fast turn-around times




Customization Hardware specialization with long development cycles

Agility in Customization is King

Analyzing Application Requirements

AI Application General Processing Flow


A typical abstraction of processing flow:



> Algorithm-level processing

- » Data normalization before sending to DPU
- » Post processing (e.g. bounding boxes decoding in detection)
- > Additional system-level workloads for AI inference
 - » Color conversion / resizing
 - » Path planning / control / status update

Typical Signal Processing Scenarios




Decomposing a DSP Algorithm

Key requirements:


- Operators
- Datatype
- Data flow: Balanced/Reduction/Expansion(interpolation etc.)
- Bandwidth (Storage/Pipeline/Distribution)
- Time Budget (Data rate/Processing time/Latency)

Representative DSP / AI Engine Algorithms




Linear Algebra

Matrix-Matrix Multiplication Matrix-Vector Multiplication





Processing Time Budget





Enabling the Evolution of CV to Al Traditional CV




Forward Cam AI







Example ADAS AI Model Support



Classification

- Inception
- Mobilenet
- Resnet
- VGG
- EfficientNet
- MLPerf ResNet50
- OFA ResNet
- Vision Transformer
- Car Type classification
- Car Color classification

Detection



- ssd_mobilenet
- Yolov3
- Yolov4
- YoloX
- Refinedet
- Multi-taskv3

- EfficientDet
 - Pointpillars
- Centerpoint
- CLOCs
- Pointpainting
- OFA-Yolo

Segmentation




- ENet
- Semantic FPN
- Salsanext
- Salsanextv2
- SOLO
- HardNet

- Mobilenetv2
- 2D-Unet
- FPN-ResNet18
- Unet-Chaos-CT
- Sa-Gate


Typical Open AI Model support

Enabling Rapid Specialization with Adaptive Compute Fabrics and AI Stacks







Convolutional Neural Network (CNN)



Input Feature Tensor


- A sequence of convolutional layers (+ pooling) extracts a feature map.
- The final **feature map** is fed to classifier (fully-connected layer) to guess a **class**.






weight

What are adaptive compute fabrics? FPGAs and AIEs



Primer: Adaptive Computing – FPGAs


- FPGAs are the chameleon amongst the semiconductors: flexible, adaptive mostly homogeneous hardware architectures that enable post-production customization at the architectural level
- Customize
 - IO interfaces
 - Functionality post-silicon (compression, encryption, NN accelerator, key value store,...)
 - **Compute architectures & memory subsystems** to meet specific use case's performance or energy targets




hardware architecture post-production.

Primer: Adaptive Computing – AIEs

- AI Engines (AIEs): new form of higher performant, adaptive compute fabric
 - Higher performance through hardened vector processing in VLIW cores, just word-based (instead of bit-based) with native support for ML-optimized data types (e.g., INT8, block float,...)
 - Great flexibility because of interconnectivity and separate control flow






Matrix of VLIW/SIMD vector processors (10s...100x) Flexible interconnect

Tightly coupled, embedded memory (1..10s MB)


AIE are software compiled and don't require synthesis

Al Model mapping into AlE


High Performance, Energy Efficient, Customizable for Al Workloads




AMD AI Engine: Adaptive Dataflow Architecture



* Use Case: Mapping CNN to AIE Tile:



Tensor Broadcasting in AIE Array:




Key Concepts



Dataflow - Specializing for Individual Topologies

- Hardware instantiates the topology as a dataflow architecture
- Customize everything to the specifics of the given DNN, its operations and connectivity
- Benefits: energy efficiency, latency and throughput scalability





Dataflow - Energy Efficiency


- Architecture only computes and stores what's needed in the specific use case
 - Customized memory and compute subsystem
- Minimizes movement & storing of data
 - Activations are not buffered externally; they are in SRAM and registers moved directly from one layer to next
- High efficiency through concurrent communication and compute
 - Each layer starts computing as soon as first inputs are available
 - Shortens execution time => energy saving (E = P * time)

Operation		Picojoules per Operation				
		45 nm	7 nm	45/7		
+	Int 8	0.03	0.007	4.3		
	Int 32	0.1	0.03	3.3		
	BFloat 16		0.11			
	IEEE FP 16	0.4	0.16	2.5		
0 20	IEEE FP 32	0.9	0.38	2.4		
	Int 8	0.2	0.07	2.9		
	Int 32	3.1	1,48	2.1		
X	BFloat 16		0.21	**		
	IEEE FP 16	1,1	0.34	3.2		
	IEEE FP 32	3.7	1.31	2.8		
SRAM	8 KB SRAM	10	7.5	1.3		
	32 KB SRAM	20	8.5	2.4		
	1 MB SRAM ¹	100	14	7,1		
GeoMe	an ¹		***	2.6		
DRAM		Circa 45 nm	Circa 7 nm			
	DDR3/4	1300 ²	1300 ²	1.0		
	HBM2		250-450 ²	-		
	GDDR6		350-480 ²			


is pJ per 64-bit access.

Jouppi, Norman P., et al. "Ten lessons from three generations shaped Google's TPUv4i: *ISCA*²021.

Dataflow - Adapt and Scale to Diverse Workloads



Key Concepts




Customizing Arithmetic to Minimum Precision

Quantization

- Reducing precision shrinks hardware cost/scales performance
 - For integer datatypes, LUT cost proportional to bitwidths in weight and activations (e.g., INT1 : INT8: 70x)
 - Instantiate n-times more compute within the same fabric, thereby scale performance n-times or shrinks hardware cost

Energy

- Faster execution => less energy (E = P * time)
- Using reduced precision operators saves energy
- Reduces memory footprint
 - ResNet50 @ 32b: 102.5 MB, ResNet50 @ 2: 6.4 MB
 - NN model can stay on-chip => no external memory access => saves energy



Operation		Picojoules per Operation				
1.19	Operation	45 nm		45/7		
	Int 8	0.03	0.007	4.3		
	Int 32	0.1	0.03	3.3		
+	BFloat 16		0.11			
	IEEE FP 16	0.4	0.16	2.5		
	IEEE FP 32	0.9	0.38	2.4		
	Int 8	2	0.07	2.9		
	Int 32		1.48	2.1		
×	BFloat 16		0.21			
	IEEE FP 16	1,1	0.34	3.2		
	IEEE FP 32	3.7	1.31	2.8		
	8 KB SRAM	10	/.5	1.3		
SRAM	32 KB SRAM	20	8.5	2.4		
Int 32 0.1 BFloat 16 IEEE FP 16 0.4 IEEE FP 32 0.9 Int 8 2 Mathematical Science 2 Int 32 0.1 BFloat 16 IEEE FP 16 1.1 IEEE FP 32 3.7 8 KB SRAM 10	14	7.1				
GeoMa	ean!			2.6		
		Circa 45 nm	Circa 7 nm			
DRAM	DDR3/4	1300 ²	1300 ²	1.0		
DRAW	HBM2		250-450 ²			
	GDDR6		350-480 ²	44		

Jouppi, Norman P., et al. "Ten lessons from three generations shaped google's tpuv4i: *ISCA*²2021.

Low precision perception

(Convolutional Neural Network with INT4 Optimization on Xilinx Devices, WP521 (v1.0.1) June 24, 2020)



(a) GroundTruth

WP521_07_060020

Figure 7: Visualization of 2D Detection



(a)GroundTruth

(b)8-bit

Figure 8: Visualization of 3D Detection on Camera and Bird-Eye-View




Figure 9: Visualization of Semantic Segmentation




Table 7: Performance Comparison between 4-Bit XDPU and 8-Bit XDPU

	Ultra96	ZCU104	ZCU102
8-Bit XDPU	691GOPs	2.45TOPs	3.69TOPs
4-Bit XDPU	1228GOPs	3.69TOPs	7.37TOPs

Table 9: Frame Rate between 4-Bit DPU and 8-Bit DPU

	Ultra96	ZCU104	ZCU102
2D Detection (8/8)	30fps	101fps	151fps
2D Detection (4/4)	53fps	145fps	230fps

Table 8: Resource Comparison between 4-Bit XDPU and 8-Bit XDPU


4-Bit XDPU				8-Bit XDPU					
Arch	LUTS	Regs	Block RAM	DSP	Arch	LUTS	Regs	Block RAM	DSP
8512 (4x 8x 8)	25322	32211	41.5	62	8512 (4x 8x 8)	26482	33530	73.5	110
B800 (4×10×10)	29137	38398	56	97	8800 (4×10×10)	29711	40184	91.5	157
B1024 (8x 8x 8)	31378	42699	\$7.5	122	B1024 (8x 8x 8)	32598	47282	105.5	216
B1152 (4x12x12)	32928	43337	73	116	B1152 (4x12x12)	31769	46462	123	212
B1600 (8×10×10)	36504	52101	76	192	B1600 (8×10×10)	36838	58204	127.5	312


Key Concepts



Sparsity – Energy Efficiency

- DNNs are naturally sparse
- Massive scope to improve ML efficiency through sparsity
 - The human brain is highly sparse (98%) & operates on the power of a light bulb (~20W)*
- Sparse topologies result in irregular compute patterns which are difficult to accelerate on vector- or matrixbased execution units
 - Poor efficiency
- With streaming dataflow architectures, where every neuron and synapse is represented in the hardware, we can maximize efficiency






Sparsity – Extreme Codesign with FINN LUT mapping -> LogicNets

Idea

- A LUT in an FPGA can represent a neuron
- Design a highly sparse circuit in an FPGA
- Represent this as a DNN to the training framework
- Learn the LUT contents



High-efficiency and maximum performance by design (classification at clock rate)

Adjust the parameters of DNN (=LUT contents) while iterating on training dataset until accuracy Design a circuit (=unrolled DNN) Train Deploy

*https://www.numenta.com/blog/2022/05/24/ai-is-harming-our-planet/

35 Umuroglu, Yaman, et al. "LogicNets: co-designed neural networks and circuits for extreme-throughput applications." FPL'2020.

Example: VFINN & Brevitas


- End-to-end flow from DNN to bitstream
 - Enables generation of highly customized hardware architectures using **quantization** and **dataflow** and **fine-granular sparsity**

Components


- Training tool: Brevitas
- Hardware generator (FINN)
 - Kernel library (HLS)

Open-source


- Easy collaboration with customers
- Flexibility to adapt to fast-moving application space
- Third-party contributions



Brevitas - PyTorch Library *Offering Agile Quantization Support*




- First class support for custom data types and operators at ML framework level
 - Arbitrary precision integer, float, block-style quantization
 - Extendible to user-defined datatypes and operators and support for any hardware-specific datatype at training
- Composable building blocks at multiple abstraction levels that can be arbitrarily combined
- Integration with different compiler stacks
 - Exports commonly used representation format (for example ONNX)



FINN Compiler

- Modular graph compiler with well-defined abstraction levels
- Incrementally lowers ONNX graph to a hardware description through transformations
- Performs **optimizations**
 - Layer fusion
- Explores the **design space**
 - Calculates the degrees of parallelism for each kernel using resource cost and performance models
- Code-generates a dataflow C++ description using the parameterizable kernel library
- Creates DNN hardware IP






Some Example Results

Energy Efficiency through Quantization and Sparsity


- Benchmarking activity* across topologies, devices, and optimization schemes
- Example representing typical behavior: one MLP and one CNV, using quantization & pruning on an FPGA (FINN)



Significant energy efficiency through pruning and quantization on FPGAs possible

<u>*QuTiBench (rcl-lab.github.io)</u> http://www.tara.tcd.ie/handle/2262/96391

Energy Efficiency: FINN & LogicNets (One bit LUT - FINN) Results Demonstrate the Potential



Details: Network Security Application Malware Classifier UNSW dataset MLP 92k Ops/inference INT8 with VitisAI, INT2 with Brevitas and FINN Board power ZCU104

Cyber Security – Line-rate Classification with Nanosecond Latency




- FINN implementation of UNSW-NB15 malware classifier
 - 2b weights & activations
 - 91.9% accuracy
 - 300M inferences/sec with 18 nsec latency
 - 8k LUT
- FINN implementation of DDoS classifier trained on CIC-IDS2017 dataset
 - 2b weights & activations
 - 85% F1-score (binary classification using flow-based per-packet features)
 - 19.2M inferences/sec, 52nsec latency
 - 18.6K LUTs

Work in progress: Expected to scale to 300M inferences/sec too ...

Diversity LogicNets Results – Tiny (!!!) and Fast

- DNN in similar area compared to an FPGA
 32b adder
- High-energy particle physics CERN L1 trigger experiment
 - Inference rate: 666M inferences/sec*
 - Latency: 3 nsec
 - Resources: 30 LUTs

A Complete Neural Network @ 70% Accuracy!



Diversity LogicNets Results

- Quotation from Petersen et al., Dec 2022 @ NeurIPS:
 - *"FINN [...] the <i>fastest method* for classifying MNIST at an accuracy of 98.4%,"*

	Acc. [%]	LUT	Latency [nsec]	Inferences/sec
J FINN	98.4	83k	2,440	1.6M
	95.8	91k	310	12.4M
			2x 64x 3x 34x	323x 37x
	Acc. [%]	LUT	Latency [nsec]	Inferences/sec
LogicNets-M	97.7	45k	38	517M
LogicNets-S	95.8	12k	9	458M

"World's fastest MNIST classifier"* - now even faster

FINN: Diverse Engagements and Open-Source Adoption

- Communications
- Medical
- Sensor Intelligence
- Automotive
- High-energy particle physics
- Aerospace & Defense
- High-frequency Trading

- Open-source Adoption
 - ~2000 stars, 230k+ Brevitas downloads, 72k+ QONNX, 17k+ FINN compiler downloads
- Three best paper awards
- > 1000 citations

Available: Customer support through AMD CSE organization

https://xilinx.github.io/finn

https://github.com/Xilinx/brevitas

Summary

Pervasive AI: dynamic and diverse long tail of AI applications

Paradigm shift towards energy efficiency

Enabling Rapid Specialization with Adaptive Compute Fabrics, Customized Execution Architectures and Agile AI Stacks

Adaptive computing available in great diversity and can help by customization of hardware execution architectures

• Dataflow, shrinking precision, fine granular sparsity

Speed-up and automate specialization through graph compilers such as FINN and training libraries Brevitas

Proof points from FINN, Brevitas and LogicNets **demonstrate the potential for energy savings, and addressing** truly diverse requirements

Abstract

In the context of AI, we face a plethora of challenges that extend beyond the widely discussed performance scalability required to meet the growing demands of compute and storage in the latest models. These challenges encompass sustainability, pervasiveness, agility, and diversity, all of which are needed to cater to a constantly evolving range of applications and algorithms from endpoint to edge and cloud. In this talk, we explore how AMD adaptive devices and agile compiler stacks can provide solutions by delivering post-production hardware specialization and co-designed algorithms. This results in highly optimized AI systems which not only provide the necessary performance scalability but also bring a reduction in carbon footprint while addressing the needs of a broad range of diverse applications with the necessary agility.